CLAIMS

- 1. A microcontrolled functional execution unit comprises:
 - a control store to store a microprogram;
- a microengine controller for maintaining a plurality of microprogram counters, and decode logic for decoding instructions;

- a context event arbiter, which in response to external flags, determines which one of a plurality of threads executable in the microcontrol function execution unit to promote to an execution state.
- 2. The microcontrolled unit of claim 1 further comprising an execution unit controlled by execution of the microprogram stored in the control store.
- 3. The microcontrolled unit of claim 2 wherein the execution box comprises:

an arithmetic logic unit and shifter controlled by decoded signals produced from the microengine controller; and a general purpose register bank to store and obtain

operands for the arithemtic logic unit.

- 4. The microcontrolled unit of claim 3 wherein the general purpose register bank is divided into at least two banks that are separately addressable.
- 5. The microcontrolled unit of claim 4 wherein the general purpose register bank is divided into a plurality of windows that correspond to the number of microprogram counters supported in the microengine controller.

6. The microcontrolled unit of claim 1 wherein the microengine controller comprises:

a plurality of program counters that are maintained for each thread that can execute on the microcontrolled unit.

7. The microcontrolled unit of claim 1 wherein the microengine controller comprises:

the decoder receives microcode instructions from the control store and provides control signals to control execution of the instructions in the microcontrolled unit.

- 8. The microcontrolled unit of claim 1 wherein the event arbiter responds to assertion of flags indicating that a memory event has completed.
- 9. The microcontrolled unit of claim 1 further comprising a read transfer register bank; and

a write transfer register bank, with the read and write transfer register banks divided into a plurality of windows that correspond to the number of microprogram counters supported in the microengine controller.

10. The microcontrolled unit of claim 1 further comprising a read transfer register bank; and

a write transfer register bank, with the read and write transfer register banks divided into a plurality of banks assigned for different shared resources in the microengine controller.

11. The microcontroller of claim 3 wherein the execution

box is pipelined and comprises:

operand bypasses logic to hold operands that are immediately needed in the pipeline.

- a read transfer register set; and
- a write transfer register set, with the read and write transfer register sets divided into two banks and a plurality of windows that correspond to the number of microprogram counters supported in the microengine controller.